Abstract-The use of the delta operator in the realizations of digital filters has recently gained interest due to its good finite-word-length performance under fast sampling. We studied efficient direct form structures, and show that only some of them can be used in delta configurations, while others are evidently unstable. In this paper, we focus on the roundoff noise analysis. Of all the direct-form structures, the direct form II transposed (DFIIt) delta structure has the lowest quantization noise level at its output. This structure outperforms both the conventional direct-form (delay) structures, as well as the state-space structures for narrow-band low-pass filters with respect to output roundoff noise. Excellent roundoff noise performance is achieved at the cost of only a minor additional implementation complexity when compared with the corresponding delay realization. Complexity of a signal processor implementation of the DFIIt delta structure, which was found to be the most suitable delta structure for signal processors, is compared with those of the direct form and state-space delay structures. In addition, some hardware implementation aspects are discussed, including the minimization of the internal word length.
I. INTRODUCTION

R
EDUCTION of finite-word-length effects in digital filters has been studied in a large number of papers during the past few decades. State-space structures which minimize the output roundoff noise were studied in [1] - [3] , and coefficient sensitivity minimizing networks were analyzed in [4] and [5] . An efficient method to reduce the effects due to signal quantizations is the concept of error feedback, sometimes called residue feedback, error spectrum shaping, or noise shaping [6] - [8] . A comprehensive tutorial of a number of low-noise and low-sensitivity digital filter structures, including wave digital filters, is given by Vaidyanathan in [9] .
When sampling rates much higher than the bandwidth of interest are used, finite-word-length effects get worse. For example, the poles of a narrow-band low-pass filter cluster near the point in the plane, and make the filter very noisy
Manuscript received September 20, 1995; revised October 17, 1996 . This work is a project of the Institute of Radio Communications (IRC) and is supported by the Technology Development Center (TEKES). This paper was recommended by Associate Editor W.-C. Siu.and sensitive to coefficient quantization. Fast sampling relative to signal bandwidth is commonly used in digital control [10] - [12] and in sigma-delta modulation [13] . Notch filters, where the rejected signal component has normalized frequency near zero, have pole(s) close to the point in the plane. Recently, delta operator realizations have gained interest due to their good finite-word-length performance under fast sampling [10] - [12] , [14] - [19] . Similar structures, even called delay replaced structures, are studied in [20] - [22] . However, these studies on delta structures concentrate mainly on the state-space structures, and no detailed comparison between different delta structures has, to our knowledge, been reported yet. One of the simplest and probably the most popular structures are the direct-form (DF) structures, which have received little interest in delta configurations [18] , [19] . In this paper, implementation of recursive digital filters using DF delta structures is studied. We analyze and compare different second-order DF sections (DFI and DFII, including their transposed forms). The focus is on the roundoff noise analysis. Moreover, we study the minimization of roundoff noise in the DFII structures via optimization of the parameter of the delta operator
The optimal value is derived within the scaling constraints to prevent overflow. Implementation aspects are discussed, indicating that rounding the optimal parameter to the closest power of two results in efficient VLSI implementations. Complexities of some signal processor implementations are compared.
The cost of the delta operator realizations is the increased implementation complexity. This is typical likewise in other low-noise structures. Besides additional arithmetic operations, the complexity is increased in the fixed-point implementation by the need for the enhanced precision inverse delta operations [15] - [19] . It is not possible in a signal processor implementation to obtain savings in the code length by using less than exact double precision. However, in an ASIC implementation, additional bits increase the die area and, therefore, it is desirable to limit their number to as few as possible [23] . It is shown that the optimal parameter can result in considerably lower output roundoff noise than choice when the internal word length is minimized.
In addition, it is shown that when the poles of the system are close to certain delta structures have superior roundoff noise properties over the traditional delay structures. Improvement in the roundoff noise performance is achieved at the price of a more complex implementation. However, by using simple structures, such as direct-form structures, an increase in the computational complexity is moderate. As a consequence, savings in the hardware may be obtained using the delta realizations instead of increasing the word length of the delay realized filter.
Our paper is organized as follows. In Section II, the delta operator is defined, and the conversion of -domain transfer functions into the delta domain is studied. In Section III, the standard roundoff noise model is reviewed. The analysis of the cascaded second-order direct-form sections is carried out in Section IV. Section V is devoted to the comparison of different delta and delay structures. Two sixth-order low-pass filters were designed as examples, and the performance of various structures is compared in Section VI. Finally, conclusions are drawn in Section VII. The derivation of the roundoff noise minimizing value of the parameter is presented in the Appendix.
II. CASCADED DELTA DOMAIN TRANSFER FUNCTIONS
To achieve good finite-word-length performance under fast sampling, the delta operator will replace the forward shift operator in the digital filter [10] . The delta operator (forward difference) is defined as (1) where is the forward shift operator and is proposed to be the sampling interval [10] . In our treatment, the parameter is not tied to a true sampling interval of the system, but it is viewed as a free parameter that can be chosen, e.g., to minimize roundoff noise. This will be studied in detail in Section IV. One very important justification for the choice of forward difference (1), as the delta operator, is that recursive delta parameterized systems are directly implementable, i.e., there are no delay-free loops in them. In the case of backward difference or bilinear operator , a corresponding recursive system cannot be implemented simply by replacing delays by the inverse of the corresponding operator and changing the system parameters, due to the delay-free loops that both operators produce into the recursive systems.
When a causal delta operator filter is implemented, a realization of the inverse delta operator is needed. From (1), we get (2) Notice that has an unstable pole at In filter realizations, these unstable poles have to be canceled by zeros at in order to obtain a stable realization of a stable transfer function.
In practice, a cascade of second-order sections is preferred over a direct high-order implementation due to its advantageous finite-word-length properties. The -domain transfer function of a cascaded IIR filter is (3) where is the gain of the overall transfer function and (4) is the transfer function of the th section. The delta realization of (3) is obtained by converting each section (4) into the delta domain. The corresponding delta form transfer function is (5) The coefficients of the delta domain transfer function are given in Table I . Note that the parameter can be chosen independently for each section, and is thus written with the corresponding section subindex Different direct form structures to implement (5) are studied in detail in Section IV.
III. ROUNDOFF NOISE MODEL
Quantization is a nonlinear operation, and in large systems, it is difficult to model deterministically. The key simplification is to model the quantization error statistically as an additive noise sequence [24] , [25] . The error sequence is modeled as a white noise process uncorrelated with the input signal It is also assumed that roundoff noise introduced at one node is uncorrelated with that introduced at any other node in the system. Therefore, superposition holds for the noise components. The validity of this stochastic noise model is discussed, e.g., in [26] . If quantization is done by rounding, the process has a zero mean and the variance is [24] (6) where is the total word length, including the sign bit. It was mentioned earlier that in delta realizations using fixedpoint arithmetic, enhanced precision inverse delta operations are required. If a single precision word has a bit representation, double precision here means a bit word, where is the coefficient word length. Moreover, enhanced precision means a word length of bits and Noise variances due to the quantizations to these word lengths are denoted as (single precision), (double precision), and (enhanced precision). The output noise variance (the average power of the quantization error) due to any particular noise source is (7) where is the transfer function from the th noise source in the th section to the output in the scaled network and the subscript is either , or The noise transfer functions of the scaled system are related to those of the unscaled network as (8) where is the scaling transfer function of the th section (in the unscaled network) and is the norm of the function [27] . The usual roundoff noise performance measure is the noise gain, which tells how much the output roundoff noise is amplified over the unit noise variance (6) . It is defined as (9) Noise gain in decibels is defined as IV. CASCADED DIRECT FORM SECTIONS Direct-form (DF) structures [28] are widely used in digital filtering due to their simplicity. Signal flow graphs of DF structures are presented in Fig. 1 . Analysis of the delay realizations can be found in several books on digital signal processing, for example, [27] , [28] . A major drawback of the DF delay structures is the poor finite-word-length performance, especially when the poles of the system are clustered near the point in the plane. In this case, the delta operator can substantially increase the performance of certain DF structures. Direct-form delta realizations are obtained from delay structures by replacing delays with inverse delta operators, given in (2), and changing coefficients to those of the corresponding delta domain transfer function (5).
A. Direct-Form I (DFI) Structures
In the DFI structure, the zeros are implemented before the poles. As the poles introduced by the inverse delta operators are not canceled beforehand, this part of the filter is unstable, causing the summations in the blocks to overflow. As a consequence, the DFI structure is not suitable for the delta operator realization.
In the direct-form I transposed (DFIt) structure, the poles are implemented before zeros, and the unstable poles introduced by the inverse delta operators are canceled before any summations. The delta operator realizations using fixedpoint arithmetic in general require enhanced precision internal operations. This is the case as well when the delta DFIt structure is implemented, which can be reasoned as follows: it is seen from Fig. 1 (if converted into delta structure) that if the inverse delta operation is performed in single (or enhanced) precision, i.e., signal is quantized after each multiplication, the noise sources before the blocks have unstable transfer functions. In order to function properly, the delta-realized DFIt filter necessitates double precision internal arithmetic. The DFIt structure needs twice as many blocks as the DFII structures. It follows that either additional hardware or more double precision memory reads and writes in software implementation are required. This increases the implementation complexity, and hence the DFII structures are more attractive for the delta operator realization.
B. Direct-Form II (DFII) Structure
1) Scaling Transfer Functions:
When the gain of the transfer function is embedded to the coefficients of the nonrecursive part of the filter, the summation at the output is scaled and not likely to overflow, and there are totally three summations which have to be protected against overflow. In Fig. 2(a) , the signals after these summations are denoted as , (12) It is evident that when the poles of the system are inside the unit circle, all of the scaling transfer functions are stable, and no stability problems due to the inverse delta operations are encountered. If the unscaled numerator coefficients of the th section are the corresponding scaled coefficients are (13) where is the forward scaling coefficient and is the inverse of the largest norm of the scaling transfer functions in the th section (14) (19) where is the section index. As the noise sources are due to the quantization to the enhanced or double precision, increase of the output noise level due to these sources depends on the word length used in the line. If enhanced precision is used, a further quantization and a corresponding noise source exist after each coefficient. Effectively, these sources are in the input of each section, and the transfer functions are (20) The total output roundoff noise variance in the case of double precision is (21) where is the variance of noise source due to the quantization to double precision and an asterisk means that scaling is embedded, see (8) . If enhanced precision is used, the total variance is (22) where in the first section and when , see Fig. 2(a) .
3) Enhanced Precision in Hardware Implementation:
If some degradation to output-signal-to-roundoff-noise ratio is allowed, the number of additional bits in enhanced precision can be relaxed. If the noise variance (22) is allowed to be times larger than (21) , the number of required extra bits can be expressed as shown in (23) at the bottom of the page, where is the number of bits in the coefficients and is the smallest integer larger than or equal to Equal is assumed to be used in every section. By the choice of the number of bits required to a maximum of 3 dB increase in the noise variance are obtained.
4) Optimization of the Delta Parameter:
Both the noise variances (21) and (22) are functions of the parameter , and a roundoff noise minimizing value for it can be derived. Derivation of the optimal for the DFIIt structure is presented in the Appendix. For the DFII structure, it is similar, and is therefore omitted here; only the results are given. The optimum value of the parameter can be found using the procedure presented in the Appendix. In the examples we have looked at, the optimum turned out to be (24) where . Thus, we conjecture that this will be optimal for the narrow-band low-pass filters using scaling. The rounded optimum value of the parameter is sketched as a function of the pole angle for a second-order section in Fig. 4 . The zeros of the transfer function are at in the plane. 
C. Transposed Direct-Form II (DFIIt) Structure 1) Scaling Transfer Functions:
The delta DFIIt is shown in Fig. 2(b) . In each section, there are three summations critical for scaling denoted by and , where is the number of second-order sections. Notice that in each inverse delta operation, an addition is performed, but when two's complement arithmetic is used, these are allowed to overflow only if the correct total values of the summations and do not overflow. In a specific case , the summation alone has to be scaled, and the scaling transfer function for the mth section of the unscaled system is (25) It is important to perceive that when is not equal to unity, summations before the inverse delta operators are not allowed to overflow. Transfer functions to these points are (26) (27) (23) where is the section index. The coefficients in (27) are equal to those in (17) since the systems are transposes of each other. Notice that (26) and (16) (8) and (25)- (27) , it is obvious that the parameter cannot be arbitrarily small. If it is very small, strict scaling has to be used, and large back scaling is required to keep the overall gain equal to unity. Strict scaling will waste the dynamic range and increases the noise level at the output. The value for the parameter resulting in minimum output roundoff noise is presented later in this section.
If the unscaled numerator coefficients of the th section are the corresponding scaled coefficients are (28) where is the back scaling coefficient, is the inverse of the largest norm of the scaling transfer functions of the th section (29) and
Note that when the norm of (25) It is assumed that no back scaling is required. If this is not the case, quantization is also needed after the back scaling coefficient at the output of the system and one more noise source exists having a unity transfer function. It follows from (25)- (27) and (30)-(35) that the total noise variance (37) is a function of the parameter , and the minimum with respect to it can be derived.
3) Enhanced Precision in Hardware Implementation:
In practical hardware implementations, the number of extra bits used in the line should be as small as possible. If some deterioration in the roundoff noise performance is allowed, when compared with the ideal case given by (36), an expression for the required extra bits can be derived from (36) and (37). If times increase in the output noise power is allowed, the following formula for the number of the additional bits is obtained as shown in (38) at the bottom of the page.
It is assumed that equal word length is used in the line of every section. It was noticed in the previous section that, when exact double precision in the line is used, the noise gain of this structure is independent of the value of However, when signal values have to be quantized in the line, it may be advantageous to choose
In signal (38) processor implementation, we cannot achieve any savings in the code length by using less than exact double precision, but in an ASIC implementation, limiting the number of extra bits to as few as possible is desirable to save die area [23] .
4) Optimization of the Delta Parameter:
To determine the optimum value for the parameter , expression (37) has to be minimized with respect to
The minimum is found either at the zero points of the derivative or at the endpoints of the interval of interest. Minimization is straightforward, but lengthy, and it is carried out in the Appendix. It was discovered that there are at most three different local minima, one of them being the global minimum, and thus the desired solution. However, according to our experience, when a narrow-band low-pass filter is designed and the -scaling strategy is used, the optimum will be (39) where . To save hardware, can be rounded to the nearest power of 2, and enhanced precision multiplications can be replaced by right shifts. In Fig. 5 , the optimal value of the parameter (39) is drawn as a function of the pole angle for a second-order section. In Fig. 6 , the noise gain of a second-order section is sketched as a function of the pole angle and the parameter The zeros of the transfer function are at in the plane. Notice the similarity between the minimum noise gain contours.
V. COMPARISON OF STRUCTURES
In this section, the roundoff noise performance, the implementation complexity of different delta, and delay realized second-order sections are compared. In all of the comparisons and examples, the norm is used for scaling. The noise gain (9) of the second-order DFII structures as a function of the pole angle is sketched in Fig. 7 . The pole radius is , and the inverse delta operations are performed in double precision. The superiority of the delta realization at small pole angles is apparent. Fig. 8 presents the noise gain of the transposed DFII delta and delay structures. When the pole angle is small or moderate, the delta realization is much better. Moreover, the transposed DFII delta structure is far better than the regular DFII delta structure when When an optimal delta parameter is used with the DFII structure, the noise gain decreases. However, the delta DFIIt structure is still better than the delta DFII structure, see Fig. 9 . It is assumed that the double precision word length in the DFII structure is high enough so that noise sources due to multiplication by can be neglected. In practical implementation, the values of the parameter are rounded to powers of 2, which may cause a minor increase in the noise gain.
The number of arithmetic operations in a cascade of secondorder sections is given in Table II . The parameter is assumed to be rounded to the nearest power of 2 and implemented as a right shift. If right shifts are not required. In addition, the double precision operations naturally increase the implementation complexity. Nevertheless, double precision multipliers are not needed.
The delta operator structures are mainly considered for the ASIC implementations. However, to achieve better understanding about the complexity of delta operator systems, the implementation costs of the DFIIt delta structure for the Motorola DSP56000 signal processor are given in Table III and compared with those of some delay structures. The DFIIt delta structure was chosen for the signal processor implementation because, when double precision inverse delta operations are used, the optimum noise performance is obtained by using This is highly desirable to avoid additional instructions caused by multiplication by smaller than 1. Further, this computation has to be performed for the double precision number, which is likely to cause more than just one instruction per
The number of operations required to implement a cascaded DFII transposed delta filter is of the same order as in cascaded second-order optimal state-space delay realizations. The noise gain of the second-order state-space structure of [3] is approximately a constant function of the pole angle, having the value 17 dB when and 8 dB when It is concluded that when the pole angle is small, the transposed DFII delta realization outperforms the nine-coefficient statespace structure with respect to output roundoff noise.
VI. DESIGN EXAMPLES
To produce an example of realistic filter implementation using the proposed delta structures, two sixth-order lowpass filters were designed. The test filters are implemented as cascaded second-order sections. The individual sections are scaled, and the scaling is embedded into the numerator coefficients. Delta realizations are also compared with some DF delay structures with or without a second-order error feedback (EF) in each section, and to the roundoff noise optimal state-space structures. The optimal error feedback coefficients are calculated as in [8] . Both the accurate and to the nearest power of two rounded EF coefficients are used (DF EFa and DF EFb in tables). Closed-form formulas for the coefficients of the state-space structures are given in [3] .
Error feedback offers a means for spectral shaping of the quantization error. It has been established to be a powerful and flexible method to suppress quantization errors in the implementation of recursive digital filters [8] , and this is why EF structures are used here as a reference.
Filter 1 is an elliptic design having -domain coefficients as shown in Table IV . The only numerator coefficient given is and are equal to unity. The magnitude response is presented in Fig. 10 . Theoretical noise gain values of various section orderings for different filter structures are given in Table V . Pole-zero pairing is not explicitly optimized, and it is equal in all cases. It is thus not guaranteed that the global minimum noise combination in regard to pole-zero pairing and section ordering is included in Table V . The DFI with exact EF coefficients had the smallest roundoff noise gain. Delta realization with exact internal double precision performs better than the DFI EFb, where EF coefficients are rounded to the nearest power of 2.
Two different delta DFII and three different delta DFIIt realizations, are considered. In the first two realizations the optimal parameter is used in every section. The first ones DFII and DFIIt in Table V) are implemented with exact double precision (in DFIIt, the optimal in this case). In the second realizations DFII 3 and DFIIt 3 in Table V) , only three additional bits in the lines are used. Notice that the noise gain (9) is independent of single precision word length as long as it is high enough to ensure the validity of the roundoff noise model described in Section III. Moreover, in delta DFII structures, it is assumed that the double precision word length is high enough so that noise sources due to multiplication by can be neglected. Three additional bits are required to keep the noise increase below 3 dB when compared with the ideal case of exact double precision. When the filter is implemented with the Motorola DSP56000 signal processor, the first configuration is more convenient. In the hardware implementation, clear savings are obtained if less than exact double precision is used, and one may choose the second configuration. The third delta DFIIt realization is the same as the second, but is used instead of the optimal value DFIIt3b in Table V) . Notice the advantage of using the optimal over the case Filter 2 is a very narrow-band Chebyshev type I filter (Table VI) . Its magnitude response is given in Fig. 11 . The DFI with exact EF coefficients is the best one among the test structures (Table VII) . However, the difference between the DFI EF and the delta realization is very small. When the EF coefficients are rounded to the nearest powers of 2, the roundoff noise performances of the DFIIt and DFI EF are equal. This is obvious because, when the angles of the poles of the filter are all very small and the radii are near unity, error feedback introduces a double zero to the point into the noise transfer function of each section. In this case, both structures have equal noise transfer functions.
With this filter, more bits (five) are required to the enhanced precision than in test filter 1 when the noise increase must stay below 3 dB. Notice that when the pole angle decreases and the pole radius increases, the noise gain of delay-realized DF structures without EF increases strongly. The opposite is true for the delta realizations. However, if the delta realization with enhanced precision is implemented, longer enhanced word length has to be used to obtain good roundoff noise performance. From the previous two examples, it is obvious that noise gain of the delta realizations decreases as the pole angle decreases. Moreover, transposed delta DFII filters are somewhat better than the delta DFII realizations. The DFI EF structures perform well at all pole angles. Performance of the DFII EF structures depends on the filter type. When zeros of the transfer function are at (Chebyshev Type I, Butterworth), the noise gain of this structure is low, but with elliptic filters, roundoff noise performance is not as good. For elliptic filters, in addition to error feedback, feedforward of the roundoff error should be used to obtain low noise with the DFII structure [7] . All DF delay structures without error feedback perform poorly with both test filters. State-space structures are better than DF delay structures, but their roundoff noise performance is far from that of direct-form delta and error feedback realizations.
The noise gains of the test filters versus implementation costs of a few structures are compared in Fig. 12 , where the difference between the worst and best ordering noise gain is also given. The DFI EF structure has very-low-noise gain with both example filters, but its implementation is clearly the most complex among the structures compared. When a narrow-band low-pass filter is implemented, the delta DFIIt structure provides low roundoff noise with a moderate increase in computational complexity (29% increase in code length if compared with the delay-realized DFIIt).
VII. CONCLUSIONS
The realizations of direct-form IIR filters using the delta operator were studied in this paper. It was found out that only a subset of the structures is suitable for delta operator realization. The unity feedback in the inverse delta operator makes some structures unstable, and thus limits the number of usable structures.
It was discovered that cascaded transposed direct-form II realizations provide very low roundoff noise at the output, while having a moderate computational complexity. In addition, this structure turned out to be relatively insensitive to the section ordering. When exact double precision is used for inverse delta operations, the DFIIt delta structure gives approximately constant (within 1-2 dB) output roundoff noise gain irrespective of the section ordering. This is important for practical engineering. Moreover, excellent roundoff noise performance can be obtained by increasing the internal word length only by a few bits (three-five). This is truly important when a filter is implemented as an ASIC. It is clear that a significant improvement in the roundoff noise performance can be achieved by using the optimal parameter (11-28 dB with example filters) instead of when the internal word length (enhanced precision) is minimized.
Roundoff noise performance of certain delta-realized structures is very good. These promising results have encouraged further study of the topic. Constant or very low input may cause a digital filter to oscillate (so-called limit cycles), especially when fixed point arithmetic is used. Overflows in summations can produce large-amplitude periodic oscillations. An important topic for further studies is to discover if delta realizations have a tendency to produce limit cycles or overflow oscillations, and to develop techniques for their elimination. Another significant future topic is the analysis of coefficient sensitivity. In this paper, the implementation was made for the signal processor for practical reasons. The delta operator structures, however, are mainly considered for the ASIC implementations. The study of the hardware implementability of the delta structures is one topic for further studies.
APPENDIX
In the roundoff noise sense, the optimal value of the parameter in the delta DFIIt structure is derived here. It is assumed that the filter coefficients are constants, and the only variable affecting the roundoff noise minimization is The parameter can be taken to the front of the norm because it is a real-valued positive constant
The noise sources are assumed to be independent of all of the other noise sources, and they can be summed up powervise. The noise variance due to the noise sources in the section can be expressed as
where the scaling transfer function is
The argument is left from notation for simplicity. The transfer functions with hyphens are the -independent parts of the corresponding transfer functions Because arguments of the max function depend on different powers of minimization has to be performed in three parts, corresponding to the three possible maxima in (A.2).
In the first region, the value of is limited by It is well known that an extremum (a minimum or a maximum) is at the zero point of the derivative, or at the endpoint of the interval. Solving the zero of the derivative of (A.4) results in complex-valued or which are of no interest here. The minimum is then in one of the endpoints of the interval (A.3). Formula (A.4) contains terms which are independent or directly proportional to As a consequence, the function (A.4) is minimized by choosing the lower limit for from (A.3).
In the second region where is the number of additional bits in the enhanced precision. To ensure that (A.6) is the minimum, the second derivative of the noise variance must be positive at (A.6). Consequently, it is positive and (A.6) is a minimum if it satisfies (A.5), which can also be empty.
In the third part, the following region is achieved:
When solving the zeros of the derivative of the resulting noise variance formula, it was found that three of the zeros are at the infinity, and obviously none of them is the desired minimum. Two of the zeros resulted in complex-valued which is not of interest to us. Because the scaling transfer function is inversely proportional to the second power of the minimum is found from the upper limit of the interval (A.7).
If the second region is empty or consists of only one point, i.e., in (A.5) the directions of the inequalities are changed, it follows that Solving from (A.8) the inequality for the and substituting it to upper limit in (A.7), we obtain (A. 10) Since in the first region the minimum is the lower limit of (A.3) and in the third region it is the upper limit of (A.7), it results from (A.3), (A.7), (A.9), and (A.10) that the global minimum in this case is (A.11)
With filter 1 of Section VI, the second region is always empty and the global minimum is (A.11). With filter 2, there are two section orderings (1-2-3 and 2-1-3) where the second region is not empty when = 2. However, in both cases, (A.6) is outside the interval (A.5), and when compared, it is determined that the minimum is given by the upper limit of (A.5), which is equal to the lower limit of (A.3) when the second region is not empty. 
